



ASSP, 42V, 2.4A, Synchronous Buck-boost DC/DC Converter IC

S6BP203A is a 1ch Buck-boost DC/DC converter IC with four built-in switching FETs. This IC is able to supply up to 2.4A of load current within the very wide range from 2.5V to 42V in the input voltage. This IC has an operation mode that is automatically changed to PFM operation during low load, which can achieve super-high efficiency with a very low quiescent current 50 µA. It is possible to provide stable output voltage from an automotive cold cranking and load dump, up to 42V, conditions within 1 ms transition time. As a result, this IC is suitable for power supply solutions of automotive and Industrial applications. This IC has the SYNC function, which is capable of selecting the SYNC_IN that is able to inputs an external clock signal. When an external clock signal in the range from 200 kHz is inputted, the FETs perform the switching operation with synchronizing signal from an external clock. When an external clock signal is not inputted, the FETs perform the switching operation from an internal clock. The internal clock signal in the range from 200 kHz to 2.1 MHz can be set by an external resistor. Since external voltage setting resistors and phase compensation capacitors are not required with this IC, it can reduce the number of parts and a part mounting area. This IC has five protection (output OVP), output over voltage protection (output UVP), output over voltage protection (output OVP), output over current protection (output OVP), and thermal shutdown (TSD). Moreover, this IC has the power good (PG) function that indicates the state of the output voltage (VOUT pin). When the output voltage reaches the PG voltage, the PG signal is outputted.

Features

■Wide input voltage range: 2.5V to 42V

■Output voltage: 3.3V

■Wide operating frequency range: 200 kHz to 2.1 MHz

■External synchronized clock range: 200 kHz to 400 kHz

■SYNC function


□ SYNC_IN: External clock input
(Unless inputting clock, this IC operates by internal clock)

- Super-high efficiency by PFM operation (When setting MODE pin to a low level)
- Automatic PWM/PFM switching operation and fixed PWM operation are selectable by MODE pin
- ■Built-in switching FET
- ■Synchronous current mode architecture
- ■Shutdown current: Lower than 1 µA
- ■Quiescent current: 50 µA
- Power Good Monitor
 - □ Output voltage monitoring by window comparator
 - □ Power-on reset time: 14 ms
- Soft start time without load dependence: 0.9 ms (When switching frequency = 2.1 MHz)
- ■Enhanced protection functions
 - □ Input under voltage lockout
 - □ Output under voltage protection: 92.0%
 - □ Output over voltage protection: 108.0%
 - □ Output over current protection
 - □ Thermal shutdown
- Small TSSOP16 package (exposed PAD): 5 mm x 6.4 mm
- ■AEC-Q100 compliant (Grade-1)

Applications

- ■Advanced driver assistance systems (ADAS)
- ■Instrument cluster
- Automotive applications
- ■Industrial applications

Block Diagram






Contents

	tures	
App	lications	1
Bloc	ck Diagram	1
1.	Pin Assignment	3
2.	Pin Descriptions	3
3.	Architecture Block Diagram	5
4.	Absolute Maximum Ratings	6
5.	Recommended Operating Conditions	6
6.	Electrical Characteristics	7
7.	Functional Description	8
7.1	Block Description	8
7.2	Protection Function Table	9
8.	Application Circuit Example and Parts list	. 10
9.	Application Note	. 11
9.1	Setting the Operation Conditions	. 11
10.	Development Support	. 12
11.	Reference Data	. 13
12.	Usage Precaution	. 15
13.	RoHS Compliance Information	. 15
14.	Ordering Information	. 15
15.	Package Dimensions	. 16
16.	Major Changes	. 17
Doc	ument History	. 17
Sale	es, Solutions, and Legal Information	. 18



1. Pin Assignment

Figure 1-1 Pin Assignment




2. Pin Descriptions

Table 2-1 Pin Descriptions

Pin No.	Pin Name	I/O	Description	
1	PGND1	-	GND pin for built-in switching FET	
2	LX1	0	Inductor connection pin	
3	PVIN	I	Power supply pin for PWM controller and switching FETs	
4	BST	I	BST(Boost) capacitor connection pin	
5	VIN	I	Power supply pin	
6	ENA	ı	DC/DC converter enable pin	
7	MODE	I	PWM/PFM operation control pin For the MODE pin setting, refer to "9.1 Setting the Operation Conditions"	
8	VCC	0	VCC capacitor connection pin LDO output pin of Internal reference voltage	
9	GND	-	GND pin	
10	PG	0	Open drain output pin for power good When being used, connect PG pin to VOUT pin. When not being used, leave PG pin open.	
11	SYNC	Ι	External clock input pin. For the SYNC pin setting, refer to "9.1 Setting the Operation Conditions"	
12	RT	0	Timing resistor connection pin for internal clock (switching frequency) For the resistance, refer to "9.1 Setting the Operation Conditions"	
13	FB	I	Output voltage feedback pin	
14	VOUT	0	DC/DC converter output pin	
15	LX2	0	Inductor connection output pin.	
16	PGND2	-	GND pin for built-in switching FET	
EP	GND	-	GND pin	




Figure 2-1 I/O Pin Equivalent Circuit Diagram





3. Architecture Block Diagram

Figure 3-1 Architecture Block Diagram





4. Absolute Maximum Ratings

Parameter	Symbol	Condition	Ra	ting	Unit
Parameter	Зушьог	Condition	Min	Max	Unit
	V_{VIN}	VIN pin	-0.3	+48.0	V
Power supply voltage (*1)	V_{PVIN}	PVIN pin	-0.3	+48.0	V
	V _{VCC}	VCC pin	-0.3	+6.9	V
	V_{BST}	BST pin	-0.3	+48.0	V
	V_{LX1}	LX1 pin	-2.0	+48.0	V
	V_{LX2}	LX2 pin	-2.0	+6.9	V
	V_{FB}	FB pin	-0.3	V_{VCC}	V
Terminal voltage(*1)	V_{RT}	RT pin	-0.3	V_{VCC}	V
	V_{MODE}	MODE pin	-0.3	V_{VCC}	V
	V_{SYNC}	SYNC pin	-0.3	V_{VCC}	V
	V_{ENA}	ENA pin	-0.3	+48.0	V
	V_{PG}	PG pin	-0.3	+6.9	V
Difference voltage (*1)	V_{BST-LX}	Between BST-LX1 pins	-0.3	+6.9	V
Difference voltage(*1)	V_{GND}	Between GND-PGND1 pins, Between GND-PGND2 pins	-0.3	+0.3	V
PG output current	I _{PG}	PG pin	-3	0	mA
Power dissipation (*1)	P _D	Ta ≤ ±25°C	0	3324 (*2)	mW
Storage temperature	T_{STG}	-	- 55	+150	°C

^{*1:} When PGND1 = PGND2 = GND = 0V

Warning:

5. Recommended Operating Conditions

Parameter	Symbol	Condition			Value			
Farameter	Syllibol		Condition	Min	Тур	Max	Unit	
Bower supply voltage (*1)	\/	VIN pin	At start-up	5.0	12.0	42.0	V	
Power supply voltage (*1)	V_{VIN}	VIIN PIII	After start-up	2.5	12.0	42.0	V	
	V_{BST}	BST pin		0.0	-	47.5	V	
	V_{LX1}	LX1 pin		-1.0	+12.0	+42.0	V	
	V_{LX2}	LX2 pin		-1.0	-	+5.5	V	
Terminal voltage (*1)	V_{FB}	FB pin		0.0	-	5.5	V	
Terrilliai voltage (1)	V_{MODE}	MODE pin			-	5.5	V	
	V_{SYNC}	SYNC pin			-	5.5	V	
	V_{ENA}	ENA pin			12.0	42.0	V	
V_{PG}		PG pin			-	5.5	V	
Difference voltage(*1)	Difference voltage(*1) V _{BST-LX1}		Between BST-LX1 pins		-	5.5	V	
Difference voltage(*1)	V_{GND}	Between	GND-PGND1 pins, Between GND-PGND2 pins	-0.05	0.00	+0.05	V	
PG output current	I_{PG}	PG pin (s	sink current)	0	-	1	mΑ	
BST capacitance	C_{BST}	Between BST-LX1 pins			0.100	0.470	μF	
VCC capacitance	C _{VCC}	Between VCC-GND pins			4.7	10.0	μF	
Timing resistance	R_{RT}	Between RT-GND pins. When using internal clock			-	270	kΩ	
Operating ambient Temperature	Та		-	-40	+25	+125	°C	

^{*1:} When PGND1 = PGND2 = GND = 0V

Warning:

- 1. The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.
- 2. Any use of semiconductor devices will be under their recommended operating condition.
- 3. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.
- 4. No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

^{*2:} When the product is mounted on 76.2 mm x 114.3 mm, four-layer FR-4 board

^{1.} Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.



6. Electrical Characteristics

VIN=PVIN=12V, ENA=5V

(Unless specified otherwise, these are the electrical characteristics under the recommended operating environment.)

	Parameter	Symbol	Condition	Min	Value Typ	Max	Unit
	VOUT output voltage	V_{VOUT}	I _{VOUT} = 0A	3.251	3.300	3.349	V
	FB input resistance	R _{FB}	EN = 0V, Ta = +25°C	2.53	3.17	3.80	ΜΩ
	1	R _{HSIDEFET1}	LX1 = -30 mA (Between PVIN-LX1)	-	150	_	mΩ
	Cuitabia a FFT	R _{LSIDEFET1}	LX1 = 30 mA (Between LX1-PGND1)	-	150	-	mΩ
Buck-boost DC/DC	Switching FET on-resistance	R _{HSIDEFET2}	LX2 =-30 mA (Between VOUT-LX2)	-	150	ı	mΩ
converter Block		R _{LSIDEFET2}	LX2 = 30 mA (Between LX2-PGND2)	-	150	-	mΩ
Bioon	Switching FET leakage current	I _{LEAK}	-	-	-	5	μΑ
	Soft-start time	T _{SS}	$R_{RT} = 22 \text{ k}\Omega$	0.855	0.9	0.945	ms
	Maximum output current	I _{VOUT}	PVIN ≥ 7.5V, Ta = 25°C PVIN = 4.5V, Ta = 25°C	2.4 (*1) 1.0 (*1)	1	1	A
	Current limit	I _{LIMT}	PVIN = 12V, L = 2.2µH	2.4 (*1)	-	-	Α
5V LDO block	VCC output voltage	V _{VCC}	VIN = 12V	4.9	5.0	5.1	V
VIN UVLO	VIN UVLO falling threshold	V _{UVLOVINHL}	VIN input voltage when falling	2.30	2.40	2.50	V
block	VIN UVLO rising threshold	V _{UVLOVINLH}	VIN input voltage when rising	4.55	4.75	4.95	V
VCC UVLO	VCC UVLO falling threshold	V _{UVLOVCCHL}	VCC input voltage when falling	2.30	2.40	2.50	V
block	VCC UVLO rising threshold	V _{UVLOVCCLH}	VCC input voltage when rising	4.55	4.75	4.95	V
	Enable condition	V _{ENA}	Enable voltage range	1.10	-	V_{VIN}	V
ENA pin		V_{DSB}	Disable voltage range	0.0	-	0.2	V
	ENA input current	I _{ENA}	V _{ENA} = 12V	_	1	3	μA
MODE pin	MODE input voltage	V _{MODE_L}	Automatic PWM/PFM switching operation	0.0	-	0.4	V
MODE pin		V _{MODE_H}	Fixed PWM mode	2.0	-	V_{VOUT}	V
	MODE Input current	I _{MODE}	MODE = 5.0V		5	10	μA
OSC block	Switching frequency	Fosc	$R_{RT} = 22 \text{ k}\Omega$ $R_{RT} = 270 \text{ k}\Omega$	2.0 180	2.1 200	2.2 220	MHz kHz
	SYNC input threshold	V _{SYNC_L}	_	0.0	-	0.4	V
SYNC block		V _{SYNC_H}	-	2.0	-	V_{VOUT}	V
(SYNC_IN)	SYNC input frequency	V _{SYNC_L}	-	200	-	400	kHz
(01110_111)	SYNC input duty ratio	V _{SYNC_H}	-	+20	+50	+80	%
	SYNC leakage current	I _{LKSYNC}	$V_{SYNC} = 5.0V$	_	5	10	μA
	VOUT UVP falling threshold	P _{GUVPHL}	Falling threshold for output voltage	90.5	92.0	93.5	%
	VOUT UVP rising threshold	P _{GUVPLH}	Rising threshold for output voltage	91.5	93.0	94.5	%
	VOUT OVP rising threshold	PGOVPLH	Rising threshold for output voltage	106.5	108.0	109.5	%
PG block	VOUT OVP falling threshold	P _{GOVPHL}	Falling threshold for output voltage	105.5	107.0	108.5	%
(UVP, OVP)	Leak current	I _{LKPG}	$V_{PWRGD} = 5.0V, V_{ENA} = 0V$	0	_	1	μA
,	Low level output voltage	V _{OLPG}	I _{PGSINK} = 1 mA	0.025	0.05	0.15	V
	Delay time at abnormal detection	T _{PPG}	At power shutdown	-	7 (*1)	12 (*1)	μs
	Power-on reset time	T _{RPG}	At power good	9.1	14.0	18.9	ms
Thermal		T _{TSDH}	-	-	165 (*1)	_	°C
shutdown block (TSD)	Shutdown temperature	T _{TSDL}	Hysteresis	-	10 (*1)	-	°C
	Shutdown current	I _{VINSDN}	VIN input current, V _{ENA} = 0V	_	1	5	μA
Supply current	Quiescent current	I _{VINQ}	VIN input current, V _{ENA} = 12V, I _{VOUT} = 0A, MODE/SYNC/PG Pins = OPEN	_	50	70	μA

^{*1:} The electrical characteristic is ensured by statistical characterization and indirect tests.



7. Functional Description

7.1 Block Description

Input Under Voltage Lockout (Input UVLO)

The input UVLO is the function that prevents a malfunction of this IC from the following status, and protects poststage devices.

- ☐ Transitional state at start-up
- ☐ Momentary drop of power supply voltage

To prevent such a malfunction, this protection monitors the VIN input voltage and VCC voltage. When either VIN or VCC voltage falls to the UVLO falling threshold, 2.4V (Typ), or lower, the IC stops the VOUT voltage output and becomes UVLO status. When both VIN and VCC voltages reach the UVLO rising threshold, 4.75V (Typ), or higher, the IC is released from the UVLO state and returns to the normal operation.

Output Under Voltage Protection (Output UVP)

The output UVP is the function that monitors the voltage drop of the VOUT pin and notifies by the PG pin.

When the output voltage falls to the UVP falling threshold (P_{GUVPHL}) for the output voltage setting or lower, the PG voltage is fixed to the low level. The IC becomes the UVP status, but the switching operation is maintained under the UVP status.

When the output voltage once again reaches the UVP rising threshold (P_{GUVPLH}) for the output voltage setting or higher, the IC is released from the UVP state and the PG voltage is fixed to the high level.

Output Over Voltage Protection (Output OVP)

The output OVP is the function that monitors the voltage rise of the VOUT pin and stops the switching operations, which protects poststate devices from overvoltage. Also, the VOUT state is notified by the PG pin.

When the output voltage rises to the OVP falling threshold (P_{GOVPLH}) for the output voltage setting or higher, the PG voltage is fixed to the low level. The IC becomes the OVP status, and the switching operations of the High-Side FETs are stopped. When the output voltage once again falls to the OVP falling threshold (P_{GOVPHL}) for the output voltage setting or lower, the IC is released from the OVP state and resumes the switching operations. The PG voltage is fixed to the high level again.

Output Over Current Protection (Output OCP)

The output OCP is the function that limits the excessive current load and protects poststage devices.

Thermal Shutdown (TSD)

The TSD is the function that protects the IC from heat-destruction. When the junction temperature reaches +165°C (Typ), the high-side and low-side switching FET are turned off and the IC becomes the TSD status. When the junction temperature once again falls to +155°C (Typ) or lower, the IC is released from the TSD state and restarts the power supply.



7.2 Protection Function Table

The following table shows the state of each pin when each protection function operates.

Table 7-1 Protection Function Table


Function	ENA Pin Setting	PG Pin Output	DC/DC Converter Operation	Remarks
Shutdown operation	nutdown operation L Hi-Z (*1) S		Shutdown	It is recommended to connect PG pin to VOUT pin via a pull-up resistor. When setting ENA pin to a low level, VOUT pin voltage drops to 0V. Therefore, PG pin outputs 0V.
Nominal operation	Н	Hi-Z (*1)	Switching	-
Input under voltage protection (Input UVLO)		L	Shutdown	After releasing UVLO state, this IC is automatically reset with soft start.
Output under voltage protection (Output UVP)	Н	L	Switching	-
Output over voltage protection (Output OVP)	Н	L	Shutdown	-
Output over current protection (Output OCP)	Н	L	Switching	OCP operates to drop the output voltage.
Thermal shutdown (TSD)	Н	L	Shutdown	After releasing TSD state, this IC is automatically reset with soft start.

^{*1:} PG pin is formed as an open drain structure. The internal MOSFET is in the OFF state.



8. Application Circuit Example and Parts list

Figure 8-1 Application Circuit Example



^{*1:} The D_{SBD} is necessary only when using at VIN \leq 3.3V. In addition, since a leakage current (I_R) of the D_{SBD} increases under high temperature, it is necessary to connect a load according to the leakage current of the D_{SBD} to VOUT pin under the automatic PWM/PFM switching operation (MODE = L, SYNC = L).

Table 8-1 Parts List

Symbol	Item	Value	Part Number	Vendor	Package Size (W×L×H[mm])	Remarks
C _{VIN} , C _{BST}	Ceramic capacitor	0.1 μF	CGA2B3X7R1H104K050BB	TDK	1.0×0.5×0.5	X7R, Rated Voltage: 50 Vdc
C_{PVIN}	Ceramic capacitor	10 μF	CGA9N3X7R1H106K230KB	TDK	5.7×5.0×2.3	X7R, Rated Voltage: 50 Vdc
C _{VCC}	Ceramic capacitor	4.7 µF	CGA4J3X7R1C475K125AB	TDK	2.0×1.25×1.25	X7R, Rated Voltage: 16 Vdc
$C_{VOUT_1}, \ C_{VOUT_2}$	Ceramic capacitor	22 µF	CGA6P1X7R1C226M250AC	TDK	3.2×2.5×2.5	X7R, Rated Voltage: 16 Vdc
L _{LX}	Inductor	ductor 2.2 µH CLF7045T-2R2N-D		TDK	7.2×6.9×4.5	DCR: 14.6 mΩ, I _{DC_MAX} : 5.5A
R _{RT}	Resistor	22 kΩ	RK73H1JTTD2202F	KOA	0.8×1.6×0.45	-
R _{PG}	Resistor	1 ΜΩ	RK73H1JTTD1004F	KOA	0.8×1.6×0.45	-
D _{SBD}	Schottky barrier diode	-	MBR140SF	ON	1.65×2.7×0.95	-

TDK: TDK Corporation KOA: KOA Corporation

ON: ON Semiconductor Corporation



9. Application Note

9.1 Setting the Operation Conditions

Operation State of DC/DC Convertor

The operation stage of DC/CD converter is set by both MODE pin and SYNC pin.

Table 9-1 Operation State of DC/DC Convertor

MODE Pin	SYNC Pin (Signal Input)	Operation State of DC/DC Convertor
	L (*3)	Automatic PWM/PFM switching operation from an internal clock
L (*3)	External clock input (*5)	Fixed PWM operation with synchronizing signal from an external clock (*2)
	H (*4)	Prohibition of use (*1)
	L (*3)	Fixed PWM operation from an internal clock
H (*4)	External clock input (*5)	Fixed PWM operation with synchronizing signal from an external clock (*2)
	H (*4)	Prohibition of use (*1)

^{*1:} When setting SYNC pin to a high level, the quiescent current (IVINQ) is increased.

Setting of Switching Frequency (Internal Clock)

The switching frequency (internal clock) can be set by RT resistor, which value is the timing resistance (R_{RT}), connected to RT pin. Set the timing resistance in a range within the Figure 9-1. The switching frequency is also limited by VIN input voltage. Set the switching frequency in a range within the Figure 9-2.

Figure 9-1 Fosc vs R_{RT} Measured Characteristic





Figure 9-2 Max Fosc vs V_{VIN}



The reference value can be calculated by the following formula.

$$F_{OSC}\left[\mathrm{Hz}\right] \approx \frac{1}{R_{RT} \times 21.7 \times 10^{-12}}$$

 F_{OSC} : Switching frequency [Hz] R_{RT} : Timing resistance [Ω]

^{*2:} Set the timing resistance (R_{RT}) to 330 k Ω .

^{*3:} Apply the GND1 or GND2 voltage.

^{*4:} Apply the VOUT voltage.

^{*5:} Apply the VOUT voltage at a high level. Apply the GND1 or GND2 voltage at a low level



Setting of Soft-start Time

The Soft-start time is determined by the timing resistance (RRT), the value of the resistor connected to RT pin.

$$T_{SS}[s] = \frac{1}{F_{OSC}} \times 2 \times 1024$$


T_{SS} : Soft-start time [s]

Fosc : Switching frequency [Hz]

Consideration of VOUT Maximum Output Current

Make sure the VOUT maximum output current in a range within the following graph.

Figure 9-3 I_{VOUT} vs V_{VIN}




10. Development Support

The IC has a set of documentation, such as application notes, development tools, and online resources to assist you during your development process. Visit www.cypress.com/automotive-pmic to find out more.




11. Reference Data

The followings are the reference data measured under the conditions shown in "8. Application Circuit Example and Parts list".









12. Usage Precaution

Printed circuit board ground lines should be set up with consideration for common impedance.

Take appropriate measures against static electricity.

- □ Containers for semiconductor materials should have anti-static protection or be made of conductive material.
- □ After mounting, printed circuit boards should be stored and shipped in conductive bags or containers.
- □ Work platforms, tools, and instruments should be properly grounded.
- \square Working personnel should be grounded with resistance of 250 k Ω to 1 M Ω in serial body and ground.

Do not apply negative voltages.

The use of negative voltages below -0.3 V may make the parasitic transistor activated to the LSI, and can cause malfunctions.

13. RoHS Compliance Information

This product has observed the standard of lead, cadmium, mercury, Hexavalent chromium, polybrominated biphenyls (PBB), and polybrominated diphenyl ethers (PBDE).


14. Ordering Information

Table 14-1 Ordering Information

Order Code	Part Number (MPN)	Package
8F	S6BP203A8FST2B000	Plastic TSSOP16 (0.65 mm pitch), 16-pin (SEC016)


MPN: Marketing Part Number

Figure 14-1 Ordering Part Number Definitions





15. Package Dimensions





16. Major Changes

Spansion Publication Number: S6BP203A_DS405-00031

Page	Section	Change Results		
Preliminary	0.1			
_	1	Initial release		
Preliminary 0.2				
11	9. Electrical Characteristics "(TSD)" was added in the table of "9. Electrical Characteristics".			

NOTE: Please see "Document History" about later revised information.

Document History

Document Title: S6BP203A, ASSP, 42V, 2.4A, Synchronous Buck-boost DC/DC Converter IC

Document Number: 002-08534

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	-	HIXT	09/04/2015	New Spec.
*A	5056149	HIXT	12/18/2015	Added Block Diagram Added Figure 14-1 Updated 15. Package Dimensions
*B	5164343	HIXT	03/08/2016	Added "AEC-Q100 compliant (Grade-1)" in Features Added Figure 2-1 I/O Pin Equivalent Circuit Diagram The followings in 6. Electrical Characteristics were updated. The parameter name of I _{VOUT} was changed from "VOUT output voltage" to "Maximum output current" The max values of I _{VOUT} were moved to the min column. Added 10. Development Support Added 11. Reference Data Deleted the ES part number from Table 14-1



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm

Automotive cypress.com/automotive

Clocks & Buffers cypress.com/clocks

Interface cypress.com/interface

Lighting & Power Control cypress.com/powerpsoc

Memory cypress.com/memory

PSoC cypress.com/psoc

Touch Sensing cypress.com/touch

USB Controllers cypress.com/usb

s.com/memory

cypress.com/wireless

PSoC® Solutions

cypress.com/psoc

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/support

ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.

© Cypress Semiconductor Corporation 2015-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.