



# **General Description**

The MAX9486 low-cost, high-performance clock synthesizer with an 8kHz input reference clock provides six buffered LVTTL clock outputs at 35.328MHz. The clock synthesizer can be used to generate the clocks for T1, E1, T3, E3, and xDSL.

The MAX9486 has two phase-lock loops (PLLs). The first PLL uses a voltage-controlled crystal oscillator (VCXO). The second PLL is a frequency multiplier. With the two PLLs, the MAX9486 generates the output freguency at 35.328MHz. In addition, this device generates a jitter-suppressed 8kHz output that provides a better source for the reference clock relay.

The MAX9486 is available in a 24-pin TSSOP package and operates over the extended operating temperature range of -40°C to +85°C and a single +3V to +3.6V power-supply range.

## **Applications**

Telecom Equipment Using T1, E1, T3, E3, and ISDN Protocols

xDSL Equipment in CO with Interface to the Telecom Protocols

#### Features

- ♦ 8kHz Input Reference CLK
- ♦ High-Jitter Rejection on the Reference CLK
- ♦ Synthesizer Locks to the 8kHz Reference with a ±200ppm Range
- ♦ Output Frequency: 35.328MHz
- **♦ Six Buffered LVTTL Low-Jitter Outputs**
- ♦ One 8kHz Reference CLK Relay Output
- ♦ +3.3V Supply Operation
- ♦ 24-Pin TSSOP Package


## **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE		
MAX9486EUG	-40°C to +85°C	24 TSSOP		

### **Pin Configuration**

#### TOP VIEW SHDN 24 CLK1 RE0 23 GND 22 CLK2 REIN 3 V<sub>DDP</sub> 4 21 V<sub>DD</sub> MIXIM MAX9486 GNDP 5 20 CLK3 X1 6 19 V<sub>DD</sub> 18 GND $V_{DD} \mid 7$ 17 CLK4 X2 8 GND 9 16 V<sub>DD</sub> LP2 10 15 CLK5 LP1 11 14 GND SETI 12 13 CLK6 **TSSOP**

## Typical Application Circuit



NIXIN

Maxim Integrated Products 1

#### **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to GND0.3V to +4.0V	Continuous Power Dissipation (T <sub>A</sub> = +70°C)
V <sub>DDP</sub> to GNDP0.3V to +4.0V	24-Pin TSSOP (derate 12.2mW/°C above +70°C)976mW
SHDN, REO, REIN, X1, X2, CLK_ to GND0.3V to (V <sub>DD</sub> + 0.3V)	Operating Temperature Range40°C to +85°C
LP1, SETI to GNDP0.3V to (V <sub>DD</sub> + 0.3V)	Maximum Junction Temperature+150°C
LP2 Internally Connected to GNDP	Storage Temperature Range60°C to +150°C
Short-Circuit Duration of OutputsContinuous	ESD Rating (Human Body Model)±2k\
	Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC ELECTRICAL CHARACTERISTICS

 $(V_{DD} = V_{DDP} = +3.0 \text{V} \text{ to } +3.6 \text{V}, T_{A} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_{DD} = V_{DDP} = +3.3 \text{V}, T_{A} = +25 ^{\circ}\text{C}.)$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL INPUTS (REIN, SHDN)						
Input High Logic Level	VIH		2.0			V
Input Low Logic Level	VIL				0.8	V
Input-Current High Level	lін	$V_{IN} = V_{DD}$			20	μΑ
Input-Current Low Level	I <sub>I</sub> L	$V_{IN} = 0$	-20			μΑ
DIGITAL OUTPUT CLOCKS (CLK1-CLK6, REO)						
Output High Logic Level	Vон	I <sub>OH</sub> = -4mA	V <sub>DD</sub> - 0.6V			V
Output Low Logic Level	V <sub>OL</sub>	I <sub>OL</sub> = 4mA			0.4	V
POWER SUPPLY (V DD, V DDP)						
Power-Supply Range	V <sub>DD</sub>		3.0		3.6	V
PLL Power-Supply Range	V <sub>DDP</sub>		3.0		3.6	V
Power-Supply Current	I <sub>DD</sub> + I <sub>DDP</sub>	(Note 2)		13	25	mA
Shutdown Supply Current	ISHDN			8	30	μΑ

### **AC ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = V_{DDP} = +3.0V \text{ to } +3.6V, C_L = 20pF, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_{DD} = V_{DDP} = +3.3V, T_A = +25^{\circ}\text{C}$ .) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL OUTPUT CLOCKS (CL	K1-CLK6)					
Frequency Range	fout			35.328		MHz
Clock Rise Time	T <sub>R1</sub>	20% to 80% V <sub>DD</sub>		1.8		ns
Clock Fall Time	T <sub>F1</sub>	80% to 20% V <sub>DD</sub>		1.8		ns
Duty Cycle			40	50	60	%
Period Jitter	JPP1	Peak-to-peak		120		ps
Output Skew	ts	Peak-to-peak		185		ps
REFERENCE CLOCK OUTPUT (	REO)					
Frequency	fREF			8		kHz
Clock Rise Time	T <sub>R2</sub>			1.8		ns
Clock Fall Time	T <sub>F2</sub>			1.8		ns
Duty Cycle			40	50	60	%
vcxo						
Crystal Frequency	fxtl			17.664		MHz
Crystal Accuracy		Including frequency accuracy and temperature range		±25		ppm
VCXO Pulling Range		(Note 4)	-200		+200	ppm
Input Reference CLK Pulse Width	tw	Measured at high or low states	10			ns

Note 1: Specifications are 100% tested at  $T_A = +25^{\circ}C$ . Specifications over temperature are guaranteed by design and characterization.


Note 2: No load on clock outputs.


Note 3: Guaranteed by design.


Note 4: Crystal loading capacitance is 14pF.


# **Typical Operating Characteristics**


 $(V_{DD} = V_{DDP} = +3.3V, T_A = +25^{\circ}C, unless otherwise noted.)$ 















# **Pin Description**

PIN	NAME	FUNCTION
1	SHDN	Active-Low Shutdown Input
2	REO	Reference Clock Output. REO is an 8kHz reference clock output with jitter suppression.
3	REIN	Reference Input
4	$V_{DDP}$	Phase-Lock Loop (PLL) Power Supply. Bypass VDDP with 0.1µF and 0.001µF capacitors to GNDP.
5	GNDP	PLL Ground
6	X1	Crystal Input 1. Connect X1 to a fundamental mode crystal for the VCXO.
7, 16, 19, 21	$V_{DD}$	Digital Power Supply. Bypass V <sub>DD</sub> with 0.1µF and 0.001µF capacitors to GND.
8	X2	Crystal Input 2. Connect X2 to a fundamental mode crystal for the VCXO.
9, 14, 18, 23	GND	Ground
10	LP2	External Filter 2. Connect the loop filter capacitors and a resistor between LP1 and LP2 (see the <i>Typical Application Circuit</i> ). LP2 is internally connected to GNDP.
11	LP1	External Filter 1. Connect the loop filter capacitors and a resistor between LP1 and LP2 (see the <i>Typical Application Circuit</i> ).
12	SETI	Charge-Pump Current-Setting Input. Connect a resistor from SETI to GNDP to set PLL charge-pump current (see the <i>Detailed Description</i> section).
13	CLK6	Clock Output 6 at 35.328MHz
15	CLK5	Clock Output 5 at 35.328MHz
17	CLK4	Clock Output 4 at 35.328MHz
20	CLK3	Clock Output 3 at 35.328MHz
22	CLK2	Clock Output 2 at 35.328MHz
24	CLK1	Clock Output 1 at 35.328MHz

### **Functional Diagram**



# **Detailed Description**

The MAX9486 is a high-performance clock synthesizer with an 8kHz input reference clock. This device generates six identical buffered LVTTL clock outputs at 35.328MHz. The MAX9486 features two PLLs. The first PLL (PLL1) uses an internal VCXO, locked to the 8kHz reference CLK, to generate a 17.664MHz CLK output for the second PLL (PLL2). PLL2 multiplies the VCXO frequency by a factor of 2 to produce the 35.328MHz outputs. In addition, this device features a low-jitter 8kHz output that provides a better source for the reference clock relay (see the *Functional Diagram*).

#### **Power-Up**

At power-up, all the outputs are disabled and pulled low (to GND) for at least 256ms. After 256ms, the crystal oscillator starts oscillation. The input reference clock for PLL1 is 8kHz and its output frequency, 17.664MHz, is also the reference clock for PLL2. If the 8kHz reference clock is not present at power-up, the output frequency of PLL1 is locked to the center frequency of the crystal oscillator.

#### 8kHz Reference CLK Monitor

The MAX9486 features an internal clock (CLK) monitor circuitry to detect the presence of the external 8kHz reference clock. The internal CLK monitor continuously monitors the number of low-to-high transitions within a

three-cycle (at 8kHz) time window. If the transition number is less than two, the internal CLK monitor states loss of the reference CLK. However, if in a three-cycle time window the monitor counts two or three transitions, it considers the input reference clock as present. When the monitor detects the absence of the 8kHz reference clock, PLL2 is forced to lock to the crystal oscillator frequency. However, when the monitor detects the return of the reference clock, PLL1 locks to the reference clock again.

#### Clock Outputs (CLK1 to CLK6) and REO

The MAX9486 uses a 17.664MHz crystal and a reference clock (REIN) to generate six identical outputs, CLK1 to CLK6, at 35.328MHz. All CLK\_ outputs are LVTTL with a skew of 185ps. The MAX9486 also regenerates the 8kHz reference CLK at REO output.

# Voltage-Controlled Crystal Oscillator (VCXO)

The MAX9486's internal VCXO takes an external 17.664MHz crystal as the base frequency and has a pulling range of approximately ±200ppm. This configuration also makes the VCXO PLL become a narrowband filter to reject high-frequency jitter on the input reference and eliminate it from the REO and CLK\_ outputs.

#### SHDN Mode

The MAX9486 features a shutdown mode with a supply current less than 8µA (typ). Drive SHDN low to get the device into shutdown mode. In this mode, all the outputs go low and both PLLs are powered down. After SHDN goes high, the outputs still stay low for an additional 256ms to allow both PLLs to be stabilized before the outputs are enabled again.

# Applications Information

### **Crystal Selection**

The MAX9486 uses a 17.664MHz crystal as the base frequency for the VCXO. It is important to use a correct type of quartz crystal to avoid reducing frequency pulling range, or excessive output phase jitter.

Choose an AT-cut crystal that oscillates at 17.664MHz on its fundamental mode with a variation of ±25ppm including frequency accuracy and operating temperature range. The crystal's load capacitance should be 14pF. Pulling range may vary depending on the crystal used. Refer to the MAX9486 evaluation kit for details.

#### PLL1 Loop Filter

The MAX9486 features two PLLs: PLL1 and PLL2. The first phased-lock loop, PLL1, contains an integrated VCXO that uses an external crystal to track the input reference signal and attenuate input jitter. Figure 1 shows the external loop filter of the PLL containing resistor R1 and two capacitors, C1 and C2. This loop filter is connected between LP1 and LP2 as shown in the *Typical Operating Circuit*. The loop-filter bandwidth is determined by C1, C2, R1, and RSET where RSET is used to set the value of the charge-pump current. The typical values of C1, C2, R1, and RSET are 22nF, 560pF,  $1000k\Omega$ , and  $13k\Omega$ , respectively.

Use the following equation to calculate a PLL loop bandwidth in Hz:

where R1 ( $\Omega$ ) is the resistor in the PLL1 loop filter (Figure 1), ISETI (A) is the charge-pump current calculated from the equation in the *Charge-Pump Current* 




Figure 1. Typical Loop Filter

Setting section, and N is the crystal PLL frequency divider equal to 2208.

The loop-damping factor is calculated by:

DampingFactor = 
$$\frac{R_1}{2} \times \sqrt{\frac{5900 \times I_{SETI} \times C_1}{N}}$$

where C1 (F) and R1 ( $\Omega$ ) are the values of the capacitor and the resistor in the PLL1 loop filter shown in Figure 1; I<sub>SETI</sub> is calculated as shown in the *Charge-Pump Current Setting* section and N = 2208.

The following equation shows the relationship between components C1 and C2 in the loop filter:

$$C2 \le C1/20$$

#### **Charge-Pump Current Setting**

The MAX9486 also allows external setting of the chargepump current in PLL1. Connect a resistor from SETI to GNDP to set the PLL1 charge-pump current:

Charge-Pump Current = 2.4 x 1000 / (Rset(k $\Omega$ ) + 1) where Rset is in k $\Omega$  and the value of the charge-pump current is in  $\mu A$ .

The loop response can be adjusted to meet individual application requirements since the charge-pump current and all the filter components for the VCXO loop can be set externally.

#### **Board Layout and Bypassing**

The MAX9486's high-oscillator frequency makes proper layout important to ensure stability. For best performance, place components as close as possible to the device.

Digital or AC transient signals on GND can create noise at the clock outputs. Return GND to the highest quality ground available. Bypass  $V_{DD}$  and  $V_{DDP}$  with  $0.1\mu F$  and  $0.001\mu F$  capacitors, placed as close to the device as possible. Careful PC board ground layout minimizes crosstalk between the outputs and digital inputs.

Traces must be as short as possible on LP1 and LP2 and connect the capacitors and the resistor as close as possible to the device.


### **Chip Information**

TRANSISTOR COUNT: 7512

PROCESS: CMOS

## Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.